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Abstract— Some 200 MDT Read Out Drivers (MRODs) will be built 
to read out the 1200 MDT precision chambers o f  the m uon spectrometer 
o f the ATLAS experiment at the LHC. The M RODs receive event data 
via optical links (one per chamber, up to 8 per MROD), build event 
fragments at a maximum rate o f  100 kHz, output these to the ATLAS 
data-acquisition system and take care o f monitoring and error checking, 
handling and flagging. The design o f  the MROD-1 prototype (a 9U 
VM E64 module in  which this functionality is implemented using FPGAs 
and ADSP-21160 Digital Signal Processors programmed in  C++) is 
described, followed by a presentation o f  results o f  performance 
measurements. Then the implications for the production version (called 
MROD-X) and the experience w ith pre-production modules o f  the 
MROD-X are discussed.
Index Terms—  ATLAS, LHC, Detector read-out, Field 
Programmable Gate Arrays, Digital Signal Processors, Real time 
systems.
I. Introduction
AT the European Laboratory for Particle Physics CERN in Geneva a new accelerator, the Large Hadron Collider 
(LHC) is under construction. It is a circular colliding beam 
accelerator, which is scheduled to come into operation in the 
year 2007. To record the results of the collisions in LHC, four 
detectors are being constructed, one of which is the ATLAS 
detector [1]. It is conceived as a general-purpose detector for 
high-energy colliding beam experiments. The detector consists 
of subsystems each with its own dedicated read-out 
electronics.
The ATLAS muon subsystem consists of some 1200 
Monitored Drift Tube (MDT) chambers [2] with a total of 
about 300,000 individual drift tubes. The largest MDT 
chambers contain 432 drift tubes. The measurements with the 
MDT chambers require time recordings with an accuracy of 1 
ns. A schematic overview of the MDT read-out chain is 
depicted in Fig. 1. On-chamber Time to Digital Converters 
(TDCs) generate time stamps from the wire signals. The data 
from the TDCs are sent via the Chamber Service Module 
(CSM) to the MROD (MDT Read-Out Driver). This 
contribution focuses on the MROD [3].
II. MDT Read-Out Chain
Directly on the MDT chambers, front-end cards equipped 
with ASD (Amplifier-Shaper-Discriminator) chips [4] and 24- 
channel TDC-chips (ATLAS Muon TDC or AMT [5]) process 
the wire signals. Each front-end card thus serves a maximum 
of 24 drift tubes and the largest MDT chambers have 18 front­
end cards with as many TDC-chips. The TDCs are entirely
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Fig.1. Overview o f the MDT read-out chain. 
data driven and record time stamps for any wire signal above 
threshold, which are stored in the internal buffer memory. 
Upon receipt of a level-1 trigger signal, each TDC-chip selects 
from its internal buffer any time stamps pertaining to this 
particular trigger and sends them over a serial 80 Mbit/s point- 
to-point connection to the Chamber Service Module (CSM) 
[6]. The CSM deserializes the 32-bit TDC data words, 
multiplexes them, and outputs the resulting data stream after 
serialization via a 1.28 Gbit/s optical link (GOL) [7] to the 
MDT Read Out Driver (MROD). The CSM therefore acts as a 
time division multiplexer. Each TDC has its fixed time slot in 
which a single 32-bit word of it is stored. If a TDC happens to 
have no data, a zero word is inserted by the CSM in the data 
stream as a placeholder. Note that the optical link provides a 
strictly one-way connection from the CSM to the MROD. The 
MRODs are physically located in a different underground area 
(“USA15”) than the detector itself, shielded from the radiation 
in the detector cavern. The length of the optical fibers 
connecting CSMs and MRODs is of the order of 100 m.
III. MROD Functionality
The main task of the MROD is to receive the data streams 
from five to eight MDT chambers, which together form a 
“tower”. The MROD builds event fragments from the 
incoming data and sends these via a so-called Read-Out Link 
(ROL, this is an S-Link [8] connection) to a Read-Out Buffer 
(ROB, located on a ROBIN card), from where the data can be 
retrieved by the second-level trigger and by the Event Builder
[9]. In addition, the MROD detects and reports errors and 
inconsistencies in the incoming data streams (and where 
possible initiates corrective action). Ideally it also collects 
statistics and it allows to “spy” on the data. Moreover, zero 
suppression and data reduction schemes are implemented by 
the MROD.
In USA15
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IV. D a t a  f o r m a t
The event format for the MDT data is described in detail in
[10]. The event format can best be visualized as consisting of 
three nested levels of “envelopes”. The lowest of the three 
levels is the TDC level. The next higher level is formed by the 
MDT chamber (i.e. CSM) level, whereas the highest level 
corresponds to a tower of chambers (i.e. MROD). Each 
envelope has the same basic structure: one or more unique 
header words followed by a number of data words and closed 
with a unique trailer containing the word count for the 
envelope as a whole.
For the TDC and chamber (or CSM) levels, the respective 
trailers include a 12-bit event number. Envelopes may be 
empty, i.e. contain no data words. At each level the envelopes 
of the directly lower level are integrally included as data 
words in the envelope of the current level. The TDC envelopes 
are generated by the TDCs in the form of header and trailer 
words. In the absence of hits, a TDC outputs an empty 
envelope for each level-1 trigger. Since the CSM is virtually 
transparent to the data, the chamber (or CSM) level envelope 
is generated by the MROD, as is the tower (or MROD) level 
envelope.
V. D a t a  r a t e s
Based on the most recent background calculations 
(assuming the full LHC design luminosity) the maximum 
output data rate for any single MDT tower (and hence for a 
single MROD) has been estimated to be 0.8 Gbit/s. This 
estimate has been based on a level-1 trigger rate of 100 kHz 
and a single 32-bit data word per wire hit. Taking into account 
a safety factor of five to accommodate for the uncertainty in 
the background calculations, this number grows to 1.4 Gbit/s
[11]. The reason that this number does not scale linearly with 
the safety factor is due to the fact that even in the absence of 
hits empty envelopes will result which add to the data volume. 
Zero suppression in the MROD reduces the output data rate to 
acceptable levels.
VI. T h e  MROD-1 P r o t o t y p e
The MROD-1 has been conceived as the first full size, full 
speed MROD. It provides inputs for six CSM-links. The 
MROD-1 makes extensive use of Analog Devices ADSP- 
21160 “SHARC” DSPs [12]. Each DSP has an internal fast 
memory of 512 kByte and six 40/80 MByte/s half duplex data 
links, used for fast point-to-point interconnections between the 
DSPs. All data transfers between the DSPs take place via these 
“SHARC-links”.
The MROD-1 has a modular design with separate input and 
output sections called MRODin and MRODout respectively. 
Physically the MROD-1 prototype is built as a two-slot wide 
9U VME64x module with three dual-input daughter boards 
(the MRODins) mounted on a motherboard, the MRODout. 
Each MRODin serves two input channels. Per input channel 
the MRODin has one Altera APEX 20K200 Field 
Programmable Gate Array (FPGA) [13] and an associated 
dual-ported 1 MByte Zero Bus Turnaround (ZBT) buffer
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Fig. 2. Schematic overview o f the design o f  the MROD-1.
memory. In addition each MRODin has one SHARC DSP. 
The MRODout contains two SHARC DSPs and one APEX 
20K100 FPGA, which connects to the common external bus of 
the two DSPs, to the VME64x bus and to an S-Link interface. 
All DSPs in the MROD-1 prototype are strongly 
interconnected by means of their SHARC-links. A schematic 
overview of the MROD-1 is given in Fig. 2.
The design philosophy behind the MRODin is that, in the 
absence of any errors, the FPGA will process the incoming 
data without any intervention of the MRODin DSP. The 
FPGA demultiplexes the CSM data and removes words only 
containing zeros, and thus reconstructs the data streams of the 
individual TDCs. These streams are stored in the memory 
associated with the FPGA, each in its own partition. On the fly 
the FPGA recognizes the TDC trailer words and reads the 
event number. The trailer word flags that the TDC has 
completed the transmission of data for that particular event. 
The individual TDCs produce their data strictly time ordered 
event per event. However the data streams of the different 
TDCs of one chamber are not necessarily in phase, while the 
event fragments to be transferred to the DSP need to contain 
all data associated with the same event number from all TDCs. 
In order to detect that all these data have arrived and are stored 
in the memory, in the FPGA a bit in a two dimensional bit 
array is set upon arrival of a TDC trailer word. The TDC 
number determines the column of the bit. The 4 least 
significant bits of the event number, extracted from the TDC 
trailer word, define its row. Once all or a programmable subset 
of the bits in the row that is associated with the “expected 
event number” are set, the event data of one entire chamber 
are complete. The (expected) event number and the bits in the 
row corresponding to it are sent to the output controller which 
collects the data from the different memory partitions, each 
containing data of one of the TDCs. Note that for this 
mechanism to work properly, it is crucial that each TDC sends 
at least the trailer word, even in cases when it has no data. 
Error conditions, which may result from corrupted trailer 
words or erratically behaving TDCs, are detected on the basis 
of the bit states.
Once an event is complete, its data are transferred to the 
internal memory of the MRODin DSP by way of a DMA
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transfer, with handshaking between the FPGA and DSP. In 
this transfer, empty TDC envelopes may optionally be 
skipped, i.e. zero suppression may be applied. At this point 
also the chamber (or CSM) level envelope is generated and the 
TDC data are enclosed to form the event fragment. Together 
with the event and envelope data the FPGA passes via a 
separate FIFO one word containing the length of the fragment 
and the 12-bit event number to the DSP. The availability of 
this “length word” indicates that all event data has been read 
from the ZBT memory. Due to pipelined data handling these 
data may not all have arrived yet in the DSP memory when the 
information in the FIFO becomes available.
The FPGA checks for a number of error and exception 
conditions:
• parity errors on the TDC to CSM link (this parity is 
checked and errors are encoded in the data by the CSM),
• link and/or parity errors on the CSM to MROD link,
• memory partition overflow,
• incorrect or too long event fragments from a TDC,
• absence of expected trailer words or corruption of trailer 
words, as mentioned above.
In case an error is detected, the FPGA may interrupt the 
DSP, which is then assumed to intervene appropriately. For 
very serious conditions (too large event fragment, memory 
partition overflow, absence of data) the FPGA will 
independently decide to ignore (shut off) an individual TDC 
channel until the error condition is removed and integrity of 
the data is assured. This is flagged in one of the envelope 
words. Also in this case the DSP will be notified by means of 
an interrupt.
The MRODin DSP serves two chambers. Once the event 
fragments from both chambers are stored in the internal 
memory of the DSP, the two data blocks are, one after the 
other and always in the same order, passed on to one of the 
MRODout DSPs via one of the SHARC-links.
The task of the MRODout is to build the event fragments 
from the data received from the three MRODins and to output 
the fragments via the Read-Out Link (S-Link). At relatively 
low trigger rates, the MRODout may also perform monitoring 
tasks, collect statistics, copy events to the VME interface for 
spying purposes etc. .
The MROD interfaces to the central Timing, Trigger and 
Control (TTC) system of ATLAS and to the Busy logic. The 
MROD will assert the Busy signal if internal congestion is 
detected, caused e.g. by assertion of the XOFF signal of the 
ROL by the ROB downstream of the MROD.
With the approach outlined, the speed and throughput 
requirements of the input stage of the MROD are guaranteed 
by the MRODin FPGAs. At the same time the DSPs, which 
can be programmed in the high level languages C or C++, 
allow for adaptability and flexibility in dealing with errors and 
exception conditions. However, taking care of the data flow at 
event rates up to 100 kHz is a demanding task for the DSPs. 
More details on how the throughput is maximized are 
presented in the next section.
The MROD-1 prototype has been used on a routine basis in 
the 2003 and 2004 runs of the H8 test beam at CERN, Geneva.
In total three MROD-1 modules were used in H8 to read out 
up to 15 MDT chambers. In addition to the H8 deployment, 
MROD-1 modules are used at NIKHEF, Amsterdam, in the 
quality assessment procedure, using cosmic rays, for the MDT 
chambers constructed at NIKHEF.
VII. MROD-1 S o f t w a r e
The software for the DSPs used in the 2003 test beam run 
was written in C. For the run of 2004 most of the software has 
been rewritten in C++ to improve its maintainability, to add 
functionality and also to optimize the performance.
In the new software for each DSP all event fragment 
transfers take place under control of a subset of the 14 DMA 
controllers of the DSP. Chained transfers are used, in which a 
DMA controller of the DSP after completion of a transfer 
fetches a new so-called Transfer Control Block from memory. 
This contains the information needed to start the next transfer 
and also a pointer to the location of the next Transfer Control 
Block. The transfer of data stops if the pointer is 0. The 
software sets up chains of Transfer Control Blocks, which 
contain as many blocks as possible and makes use of pre­
allocated blocks.
For output transfers (either from MRODin to MRODout via 
a SHARC-link or from MRODout DSP to the S-link interface 
via the external bus of the DSP) new blocks may be appended 
to the chain while a transfer is still in progress. This is not 
possible if the current block is the last block in the chain to 
which the new blocks are to be appended: after the DMA 
transfer is finished it has in that case to be started again under 
program control.
For input transfers (from MRODin FPGAs via the external 
bus of the MRODin DSP into its internal memory and for the 
MRODout DSP from SHARC-links to its internal memory) 
“endless” transfers are set up using a chain of several Transfer 
Control Blocks, with the pointer of the last block pointing 
back to the first block. Synchronization between sender and 
receiver is automatically achieved by hardware handshaking, 
which is implemented between the FPGAs and DSP of the 
MRODin (see the previous section), and which is inherent to 
the SHARC-links. The data is stored in circular buffers. 
Arrival of new data is detected by polling on locations of 
which the addresses are derived from information on the 
lengths of the event fragments. In the MRODin for each of the 
two inputs this length is contained in the “length word” read 
directly from a FIF O in the FPGA associated with the input. If 
it is detected that the internal buffer of the MRODin has a 
filling degree above a certain level, the length information is 
no longer read, which causes the FIFO to fill. Event data 
transfers to the DSP stop once it is full, and the partitions of 
the memory associated with the FPGA start to fill. In case of 
an overflow an interrupt is generated. For transfers between 
MRODin and MRODout DSP the fragment length and event 
number are communicated in a word preceding event and 
“envelope” data. A pointer of an appropriate Transfer Control 
Block is set to 0 if the buffer in the MRODout is becoming too 
full. This causes the input DMA to stop after the transfer 
associated with that block is finished.
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As already mentioned the output of the MRODin DSPs is 
automatically synchronized with the input of the MRODout 
DSP to which the data is sent by virtue of the handshaking 
inherent to the SHARC-links. For output to the S-link the 
situation is different. A 1024 word deep FIFO buffer absorbs 
data output by the MRODout DSP(s), unless it is full. The 
FIFO has a half-full flag. The DSP bus cycle will stall if the 
FIFO is full and only finish after space for a new word has 
become available and the word is transferred. This presents a 
problem, because an access from the VME bus during the 
cycle stall will cause a VME bus error. In each DMA transfer 
therefore at maximum 512 words can be transferred, and only 
if the half-full flag is not set, as the transfer cannot be paused 
once it is started. For transfers to the FIFO therefore additional 
checking is necessary, while single data blocks (event 
fragment output by a single MRODin) longer than 512 words 
have to be transferred as a number of smaller blocks with a 
size of at maximum 512 words. This introduces additional 
overhead reducing the maximum event rate that can be 
handled, as discussed in the next section.
The strategy outlined decouples starting of data transfers 
and waiting for them to finish as much as possible from setting 
up the necessary control information for the transfers and from 
buffer management. This makes it possible to determine the 
actions to be taken on the basis of polling, hence avoiding the 
overhead associated with the use of interrupt driven operation, 
while the throughput is maximized as data transfers start 
autonomously if possible and as waiting of processing tasks 
for data transfers to finish is minimized
Minimization of the time required for the necessary 
processing is accomplished by “inlining” as much code as 
possible to avoid performance loss due to the overhead 
associated with method invocation. Implementations of time- 
critical methods have to be part of include files to achieve this. 
To minimize the processing time further dynamic memory 
allocation is not used, while Transfer Control Blocks and 
associated data are set up as much as possible during 
initialization of the DSP program.
The DSPs are booted via the VME bus, the MRODin DSPs 
via their SHARC-links (in fig. 2 the links connecting A to link 
4 of C, to link 4 of D and to link 4 of E), the MRODout DSPs 
via their internal memories. This is possible as both internal 
memory and SHARC-link interfaces of the MRODout DSPs 
can be accessed directly from the VME bus. Per DSP a 
combined loader and server program can be run on the crate 
processor, which runs Linux. A run-time library linked to the 
DSP program facilitates Unix-like handling of command line 
arguments, and terminal and file I/O by the DSP program. 
These facilities have proven to be essential for checking and 
debugging the software. For data taking the MRODs in a crate 
(12 in the final system) will be under control of and 
communicating with the ROD Crate DAQ (RCD) software 
[14]. In the 2004 test beam the MRODs were booted with the 
help of scripts started by the RCD. Since then better 
integration with the RCD has been achieved. The DSPs can 
now be booted directly by an MROD specific plug-in of the 
RCD and initialization parameters can be communicated. Also
fetching of event data from the MROD via the VME bus is 
possible. This is important for commissioning of the MRODs 
in the absence of operational ROBINs to connect to.
Communication between the RCD and MROD DSPs is 
necessary during running for control and acquiring error and 
monitoring information. For this purpose a communication 
framework has been developed and implemented which makes 
it possible to send messages to individually addressed DSPs, 
to broadcast messages to the DSPs as well as to send messages 
from any DSP to the RCD. The framework also supports a 
special type of messages for terminal output. These are sent 
with the help of a method of which the parameters are 
identical to a subset of those possible for the “printf” function 
of the C standard I/O library. Text strings, numbers and 
formatting information are passed as part of the message, so 
that locally no processor time needs to be spent on parsing and 
formatting. A small buffer is associated with this method. 
Messages are deleted when the buffer overruns, but a count of 
lost messages is stored in the first message that again is 
accepted by the buffer. The messages are transferred between 
the DSPs via SHARC-links not used for event data transfers 
and not used for booting. Using these links a ring of 
interconnected DSPs is formed, via which data are always 
transmitted in one direction. One of the MRODout DSPs 
communicates via its internal memory with the crate 
processor. All messages between the DSPs again are 
transferred under DMA control. The framework is operated on 
the basis of polling and consumes a minor fraction of the DSP 
processor time, as it needs to be invoked only relatively 
infrequently with respect to the polling loop associated with 
event data processing. The framework has been tested with the 
help of the boot and server program mentioned earlier, it has 
been verified that the impact on the maximum event rate that 
can be handled is negligible. Integration with the RCD is to be 
accomplished soon.
To ease code development and debugging an emulation of 
the complete MROD has been implemented as a C++ 
program, which can be compiled for any environment with a 
suitable compiler and a command line interface. In the 
program each DSP is represented by an object, from which the 
code for the real MROD is invoked. Only a very small amount 
of code needs to be changed for the emulation, this is achieved 
with the help of conditional compilation. All DMA transfers 
are emulated and are started in the same way as on the real 
hardware. The exact timing of the various transfers is not 
emulated, but it is possible to control the relative order of the 
transfers. This has helped to reproduce errors and to find and 
remove the bugs responsible for these errors. The possibility 
to use interactive symbolic debugging and code browsing 
facilities as offered by modern Integrated Development 
Environments speeds up the development and debugging 
process considerably.
VIII. MROD-1 T h r o u g h p u t  T e s t s
Throughput tests of the MROD-1 have been performed 
using hardware data generators, which supply emulated data at 
the inputs of the MROD. For the measurements reported here
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event fragments consisting of 18 pairs of TDC headers and 
trailers were used. The data generators were triggered at a 
constant rate. Although possible, no time stamps were added. 
No zero-suppression was applied in the MRODins as would be 
done during actual data taking. In that case the effect of the 
removal of header-trailer pairs without associated time stamps 
and the presence of time stamps in the data would cause the 
DSPs of the MROD to handle similar sized fragments as used 
for the measurements. For the condition described for each 
input 40 word event fragments (two “envelope” words and 18 
pairs of header and trailer words) were flowing from MRODin 
via MRODout to the S-link output interface. A dummy S-link 
interface was connected to this interface acting as data sink. It 
was found that the MROD-1 can handle an event rate of 80 
kHz if data is handled from all 6 inputs. If only one MRODin 
is handling data from both its inputs the maximum event rate 
is 115 kHz. This maximum can be understood to come from 
the bandwidth required for transfer of the data from MRODin 
to MRODout. This is 37 MByte/s, (81 4-byte words per 
event), close to the 40 MByte/s speed setting of the SHARC- 
link. Unfortunately it was found that the SHARC-links in the 
MROD-1 design cannot be reliably used at 80 MByte/s, and 
hence form a bottleneck. With zero suppression switched on 
only 4 words per event need to be transferred from MRODin 
to MRODout for data without time stamps. A higher 
maximum event fragment rate of 125 kHz is found for this 
case: now the available processing power of the DSP of the 
MRODin is limiting the rate. With 6 input links active and 3 
MRODins sending their data to one of the MRODout DSPs 
the processing in the latter DSP limits the maximum rate to 80 
kHz. The part of the software needed to avoid overflow of the 
FIFO in the output S-link interface has been found to reduce 
the maximum achievable rate considerably, a maximum rate 
of 110 kHz has been measured without it.
Applying both DSPs of the MRODout for fragment 
building can be expected to result in an increase of the 
maximum event rate that can be handled. As two SHARC- 
links per MRODin would be used for event data transport the 
bandwidth between MRODins and MRODOut DSPs would 
also increase. In view of the design decisions described in the 
next section this route has not been pursued. Although the way 
in which the DSPs are programmed minimizes the sensitivity 
of the maximum rate for variability in the size of the 
fragments as well as for randomness of the trigger, rate 
capability studies for conditions more like those of normal 
data taking would have been of interest. These studies have 
also not been undertaken due to the design decisions taken.
IX. MROD-X
The MROD-1 prototype has been evaluated on the basis of 
extensive general experience and in particular of the results of 
the throughput measurements. The performance tests showed 
that the SHARC-links between MRODin and MRODout form 
a bottleneck and moreover that most of or all the processing 
power of the DSPs may be needed for controlling data 
transfers and adding of headers and trailers to the data. The 
fast serial FPGA interconnection technology coming to the
market offers possibilities not available at the time of the 
design of the MROD-1. It has been decided to change the 
design of the next and final MROD and make use of the 
Xilinx RocketIO technology, which allows inter-FPGA 
transfers of up to 3 Gbit/s. The new design utilizes Xilinx 
Virtex-II Pro FPGAs [15]. In this latest design (called MROD- 
X) the modular MRODin / MRODout structure is retained. 
The RocketIO connections are superimposed on the MROD-1 
design, yielding direct connections between the MRODin and 
MRODout FPGAs. The RocketIO links will run at 1.28 Gbit/s. 
The DSPs and the SHARC-links are left in place and are now 
relieved from the burden of taking care of the MROD-internal 
event data transfers. They may be fully exploited to check and 
monitor the data stream and to collect statistics. They also 
provide the possibility to use the MROD-X in an MROD-1 
compatible mode. This mode is of interest for deployment for 
commissioning and initial running, as existing software and 
firmware (ported to the new FPGAs used) can be used. The 
entire MROD-X has been implemented on a single board as a 
single-slot wide 9U VME64x module. The first two 8-channel 
MROD-X boards were received only recently. Only minor 
problems have been found and solved. Testing is not yet 
complete, but partial operation in MROD-1 compatible mode 
has been demonstrated. Progress so far is compatible with the 
foreseen installation and commissioning of 192 MRODs in the 
first half of 2006.
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